I. INTRODUCTION
One of the promising areas of research in microelectronics is the development of ultra-low power analog LSIs that operate in the subthreshold region of MOSFETs [1] . To step toward such LSIs, we first need to develop a low-power voltage reference circuit that can operate with a very small current, several hundreds of nanoamperes or lower. However, with conventional circuitry, such reference circuits need a high resistance of several hundred megaohms, and therefore, they are difficult to implement in a small area on a chip. To solve this problem, we propose a novel voltage reference circuit without resistors. Our circuit combines the positive temperature coefficient of the thermal voltage with the negative temperature coefficient of a MOSFET threshold voltage to achieve a voltage reference with a zero temperature coefficient. The following sections describe this circuit in detail.
II. CIRCUIT CONFIGURATION

A. Operation Principle
The voltage reference circuit we propose consists of a current source subcircuit and a bias-voltage subcircuit. The latter supplies a bias voltage to the former. Figure 1 shows the voltage reference circuits we proposed. The current source subcircuit is based on the basic β-multiplier self biasing circuit and uses a MOS resistor M R1 instead of an ordinary passive resistor. The bias-voltage subcircuit accepts the current through pMOS current mirrors and generates the reference voltage. The bias-voltage subcircuit is based on the translinear principle and uses a MOS resistor M R2 . We operate all MOSFETs in the subthreshold region except for MOS resistors (M R1 and M R2 ) in the strong-inversion and deep triode region. The details on the circuit operation are as follows.
The subthreshold MOS current I D can be expressed as
where K is the aspect ratio (=W /L) of transistors,
is the thermal voltage, k B is the Boltzmann constant, T is the absolute temperature, q is the elementary charge, V T H is the threshold voltage of a MOSFET, and η is the subthreshold slope factor [2] .
In the circuit in Fig.1 , the current flowing in the circuit I P is determined by the ratio of M 1 and M 2 and the resistance of MOS resistor M R1 , and is given by
where β is the current gain factor. In the bias-voltage subcircuit, gate-source voltages of transistors (V GS3 through V GS7 ) 
The reference voltage can be expressed by the sum of gatesource voltage V GS4 (= V T H +ηV T ln(I P /K 4 I 0 )) and thermal voltage V T scaled by the transistor sizes. Because the gatesource voltage and the scaled thermal voltage have negative and positive temperature dependence, respectively, we can obtain a constant voltage with little temperature dependence, adjusting the size of transistors. Note that the threshold voltages and the current gain factors of source-coupled transistor pairs (M 3 -M 6 , M 5 -M 7 ) and MOS resistor pair (M R1 -M R2 ) can be canceled each other by this circuit configuration.
B. Temperature Dependence
The temperature dependence of the threshold voltage can be given by 
We can obtain a constant voltage with a zero temperature coefficient by setting the aspect ratios such that 
Therefore, the circuit generates the threshold voltage of MOS-FET at absolute zero temperature.
III. RESULTS
We confirmed the operation of the circuit by a SPICE simulation with a set of 0.35-µm 2P4M standard CMOS parameters and a 1.5-V power supply. On the contrary, the errors of the output voltage with temperature were quite small and were within ± 0.3 % as shown in Fig.4 . This is because the temperature coefficient of the threshold voltage has little dependence on process variations. The temperature coefficient of the threshold voltage is expressed as
where N a is the channel doping concentration, N c and N v are the effective densities of states in the conduction and valence bands, respectively, and E g is the bandgap energy of silicon [2] . While the threshold voltage of a MOSFET changes significantly with the number of N a , the temperature coefficient of the threshold voltage changes little because N a is contained in a logarithmic function. Table I summarizes the performance of proposed circuits. The simulations showed the maximum power consumption, 1.2 µW at 100˚C. The change of the output voltage with the supply voltage V DD was within ± 0.5 % in the range of 1.2 V to 3V.
The reference circuit we proposed refers to the threshold voltage of a MOSFET. Therefore, the absolute value of the output voltage changes significantly with process variation. In other words, the circuit can monitor a process condition of the chip. As an example of the application, the reference voltage can be used as a part of the performance compensation system by monitoring its output voltage, which changes with process condition, not only in subthreshold LSIs, but also in standard CMOS LSIs.
